## **CLAIMS**

	4			
1		An integrated	CITCILIT	COMPRESIDA
1	1.	All Illicgiated	CHCUIL	COMPUISING.

- an array of memory cells, the array configured as a NAND array in a plurality of
- 3 columns and rows of memory cells, the columns comprising one or more sets of memory
- 4 cells in series coupled to a bit line, and the rows comprising sets of memory cells having
- 5 their respective gate terminals coupled to a word line, memory cells in the array
- 6 respectively comprising a gate terminal, a first channel terminal, a second channel
- terminal and a channel region between the first and second channel terminals, a charge
- 8 trapping structure over the channel region, a tunneling dielectric between the channel
- 9 region and the charge trapping structure, and a blocking dielectric between the charge
- trapping structure and the gate terminal;
- circuitry to program the memory cells in the array by E-field assisted tunneling
- through the tunneling dielectric by applying a positive voltage to the gate terminal and a
- low voltage or ground to the first and second channel terminals; and
- circuitry to read data from the memory cells.
- 1 2. The integrated circuit of claim 1, wherein the tunneling dielectric has a barrier
- 2 height and thickness sufficient to prevent direct tunneling.
- 1 3. The integrated circuit of claim 1, wherein the tunneling dielectric has a silicon-
- 2 dioxide equivalent thickness between about 30 Angstroms and about 70 Angstroms.
- 1 4. The integrated circuit of claim 1, wherein the tunneling dielectric comprises
- 2 silicon dioxide, and has a thickness greater than 30 Angstroms.
- 1 5. The integrated circuit of claim 1, wherein the tunneling dielectric comprises
- 2 silicon dioxide, and has a thickness between about 30 Angstroms and about 70
- 3 Angstroms.

MXIC,1564-1, P9202025

- 1 6. The integrated circuit of claim 1, wherein the positive voltage is about 15 Volts or
- 2 greater.
- 1 7. The integrated circuit of claim 1, wherein the E-field is about 15 Volts over 5
- 2 nanometers, or higher.
- 1 8. The integrated circuit of claim 1, wherein said array of memory cells is
- 2 configured as a read only memory.
- 1 9. The integrated circuit of claim 1, wherein memory cells in said array have a
- 2 negative threshold voltage prior to programming.
- 1 10. The integrated circuit of claim 1, wherein memory cells in said array of memory
- 2 cells are configured for one-time programming.
- 1 11. The integrated circuit of claim 1, including a static random access memory array,
- 2 and logic which accesses data stored in said array of memory cells and the static random
- 3 access memory array.
- 1 12. The integrated circuit of claim 1, including a static random access memory array.
- and a processor which executes instructions, including instructions for access to data
- stored in said array of memory cells, and stored in the static random access memory
- 4 array.
- 1 13. The integrated circuit of claim 1, including a static random access memory array,
- 2 and a processor which executes instructions, including instructions for access to data
- stored in said array of memory cells, and stored in the static random access memory
- 4 array, and wherein said logic to program comprises instructions executed by the
- 5 processor.

MXIC,1564-1, P9202025

- 1 14. The integrated circuit of claim 1, wherein the charge trapping structure comprises
- 2 silicon nitride.
- 1 15. The integrated circuit of claim 1, wherein the charge trapping structure comprises
- one or more of alumina, HfOx, ZrOx, or other metal oxide material.
- 1 16. A read only memory cell, comprising:
- 2 a first channel terminal;
- a second channel terminal spaced away from the first channel terminal by a
- 4 channel, and wherein the channel is configured to have a negative threshold prior to
- 5 programming;
- 6 a charge trapping structure;
- 7 a gate;

1

- 8 a blocking dielectric between the charge trapping structure and the gate; and
- a tunnel dielectric between the channel and the charge trapping layer, wherein the
- tunnel dielectric has a barrier height and thickness sufficient to prevent direct tunneling,
- the memory cell adapted for one-time programming by applying a positive voltage to the
- gate and a low voltage or ground to the first and second channel terminals, and adapted
- for use as a read only memory.
  - 17. An integrated circuit on a single substrate, comprising:
- an array of memory cells configured as read only memory, the array configured as
- a NAND array in a plurality of columns and rows of memory cells, the columns
- 4 comprising one or more sets of memory cells in series coupled to a bit line, and the rows
- 5 comprising sets of memory cells having their respective gate terminals coupled to a word
- 6 line, memory cells in the array respectively comprising a gate terminal, a first channel
- 7 terminal, a second channel terminal and a channel region between the first and second
- 8 channel terminals, a charge trapping structure over the channel region, a tunneling
- 9 dielectric between the channel region and the charge trapping structure, and a blocking
- dielectric between the charge trapping structure and the gate terminal

## MXIC\_1564-1 P9202025

- a plurality of word lines in the array contacting the gates of memory cells in
- respective rows in the array;
- a plurality of bit lines in the array coupled to sets of memory cells along
- 14 respective columns in the array;
- an address decoder coupled to the plurality of word lines and the plurality of bit
- lines to address selected memory cells in the array;
- logic, coupled to the plurality of word lines and the plurality of bit lines, to
- program the memory cells in the array E-field assisted tunneling of electrons to the
- charge trapping structure by applying a positive voltage to the gate terminal and a low
- voltage or ground to the first and second channel terminals; and
- sense circuitry, coupled to the plurality of bit lines, to sense threshold voltages in
- selected memory cells in the array.
- 1 18. The integrated circuit of claim 17, wherein the tunneling dielectric has a silicon
- 2 dioxide equivalent thickness between about 30 Angstroms and about 70 Angstroms.
- 1 19. The integrated circuit of claim 17, wherein the tunneling dielectric comprises
- 2 silicon dioxide, and has a thickness greater than 30 Angstroms.
- 1 20. The integrated circuit of claim 17, wherein the tunneling dielectric comprises
- 2 silicon dioxide, and has a thickness between about 30 Angstroms and about 70
- 3 Angstroms.
- 1 21. The integrated circuit of claim 17, wherein the positive voltage is about 15 Volts
- 2 or greater.
- 1 22. The integrated circuit of claim 17, wherein the E-field is about 15 Volts over 5
- 2 nanometers, or higher.
- 1 23. The integrated circuit of claim 17, wherein memory cells in said array have a
- 2 negative threshold voltage prior to programming.

- 1 24. The integrated circuit of claim 17, wherein memory cells in said array of memory
- 2 cells are configured for one-time programming.
- 1 25. The integrated circuit of claim 17, including a static random access memory array,
- 2 and logic which accesses data stored in said array of memory cells and the static random
- access memory array.
- 1 26. The integrated circuit of claim 17, including a static random access memory array,
- and a processor which executes instructions, including instructions for access to data
- stored in said array of memory cells, and stored in the static random access memory
- 4 array.
- 1 27. The integrated circuit of claim 17, including a static random access memory array,
- 2 and a processor which executes instructions, including instructions for access to data
- stored in said array of memory cells, and stored in the static random access memory
- 4 array, and wherein said logic to program comprises instructions executed by the
- 5 processor.
- 1 28. The integrated circuit of claim 17, wherein the charge trapping structure
- 2 comprises a layer of silicon nitride.
- 1 29. The integrated circuit of claim 17, wherein the charge trapping structure
- 2 comprises one or more of silicon nitride, HfO<sub>2</sub>, etc.